

**Data Sheet** 

# **Quad-Channel Digital Isolators** ADuM1400/ADuM1401/ADuM1402

### **FEATURES**

**Qualified for automotive applications** Low power operation **5 V operation** 1.0 mA per channel maximum at 0 Mbps to 2 Mbps 3.5 mA per channel maximum at 10 Mbps 31 mA per channel maximum at 90 Mbps **3 V operation** 0.7 mA per channel maximum at 0 Mbps to 2 Mbps 2.1 mA per channel maximum at 10 Mbps 20 mA per channel maximum at 90 Mbps **Bidirectional communication** 3 V/5 V level translation High temperature operation: 125°C High data rate: dc to 90 Mbps (NRZ) **Precise timing characteristics** 2 ns maximum pulse width distortion 2 ns maximum channel-to-channel matching High common-mode transient immunity: >25 kV/µs **Output enable function** 16-lead SOIC wide body package **RoHS-compliant models available** Safety and regulatory approvals UL recognition: 2500 V rms for 1 minute per UL 1577 **CSA Component Acceptance Notice 5A VDE** Certificate of Conformity DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 VIORM = 560 V peak

TÜV approval: IEC/EN/UL/CSA 61010-1

### **APPLICATIONS**

General-purpose multichannel isolation SPI interface/data converter isolation RS-232/RS-422/RS-485 transceivers Industrial field bus isolation **Automotive systems** 






Figure 1. ADuM1400

### FUNCTIONAL BLOCK DIAGRAMS





#### Rev. L

**Document Feedback** 

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

**GENERAL DESCRIPTION** 

The ADuM1400/ADuM1401/ADuM1402<sup>1</sup> are quad-channel digital isolators based on Analog Devices, Inc., iCoupler® technology. Combining high speed CMOS and monolithic air core transformer technology, these isolation components provide outstanding performance characteristics superior to alternatives, such as optocoupler devices.

By avoiding the use of LEDs and photodiodes, *i*Coupler devices remove the design difficulties commonly associated with optocouplers. The typical optocoupler concerns regarding uncertain current transfer ratios, nonlinear transfer functions, and temperature and lifetime effects are eliminated with the simple *i*Coupler digital interfaces and stable performance characteristics.

The need for external drivers and other discrete components is eliminated with these iCoupler products. Furthermore, iCoupler devices consume one tenth to one sixth of the power of optocouplers at comparable signal data rates.

The ADuM1400/ADuM1401/ADuM1402 isolators provide four independent isolation channels in a variety of channel configurations and data rates (see the Ordering Guide). All models operate with the supply voltage on either side ranging from 2.7 V to 5.5 V, providing compatibility with lower voltage systems as well as enabling a voltage translation functionality across the isolation barrier. In addition, the ADuM1400/ ADuM1401/ADuM1402 provide low pulse width distortion (<2 ns for CRW grade) and tight channel-to-channel matching (<2 ns for CRW grade). Unlike other optocoupler alternatives, the ADuM1400/ADuM1401/ADuM1402 isolators have a patented refresh feature that ensures dc correctness in the absence of input logic transitions and when power is not applied to one of the supplies.

<sup>1</sup> Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2003–2016 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

# TABLE OF CONTENTS

Features 1
Applications1
General Description 1
Functional Block Diagrams1
Revision History 3
Specifications
Electrical Characteristics—5 V, 105°C Operation 4
Electrical Characteristics—3 V, 105°C Operation
Electrical Characteristics—Mixed 5 V/3 V or 3 V/5 V, 105°C Operation
Electrical Characteristics—5 V, 125°C Operation 11
Electrical Characteristics—3 V, 125°C Operation13
Electrical Characteristics—Mixed 5 V/3 V, 125°C Operation 
Electrical Characteristics—Mixed 3 V/5 V, 125°C Operation 
Package Characteristics19
Regulatory Information19
Insulation and Safety Related Specifications

DIN V VDE V 0884-10 (VDE V 0884-10) Insulation	
Characteristics	20
Recommended Operating Conditions	20
Absolute Maximum Ratings	21
ESD Caution	21
Pin Configurations and Function Descriptions	22
Typical Performance Characteristics	25
Applications Information	27
PC Board Layout	27
Propagation Delay-Related Parameters	27
DC Correctness and Magnetic Field Immunity	27
Power Consumption	28
Insulation Lifetime	29
Outline Dimensions	30
Ordering Guide	30
Automotive Products	31

### **REVISION HISTORY**

12/2016—Rev. K to Rev. L	
Changes to Table 1	4
Changes to Table 2	6
Changes to Table 3	9
Changes to Table 4	11
Changes to Table 5	
Changes to Table 6	15
Changes to Table 7	
Changes to Table 9 and Table 10	19
Changes to Ordering Guide	

#### 7/2015—Rev. J to Rev. K

Changes to Table 9	and Table 10	19
--------------------	--------------	----

#### 4/2015-Rev. I to Rev. J

Changed ADuM140x to ADuM140	0/ADuM1401/
ADuM1402	Throughout
Changes to Table 10	

### 4/2014—Rev. H to Rev. I

hange to Table 919
--------------------

#### 3/2012—Rev. G to Rev. H

Created Hyperlink for Safety and Regulatory Approvals	
Entry in Features Section	1
Change to PC Board Layout Section	27
Updated Outline Dimensions	30
Moved Automotive Products Section	31

#### 5/2008—Rev. F to Rev. G

Added ADuM1400W, ADuM1401W, and ADuM140	2W
Parts	Universal
Added Table 4	11
Added Table 5	13
Added Table 6	15
Added Table 7	17
Changes to Table 12	20
Changes to Table 13	21
Added Automotive Products Section	29
Changes to Ordering Guide	
6 6	

#### 11/2007—Rev. E to Rev. F

Changes to Note 11
Added ADuM140xARW Change vs. Temperature Parameter4
Added ADuM140xARW Change vs. Temperature Parameter 5
Added ADuM140xARW Change vs. Temperature Parameter8
Changes to Figure 17

# ADuM1400/ADuM1401/ADuM1402

#### 6/2007—Rev. D to Rev. E

Updated VDE Certification Throughout	1
Changes to Features and Note 1	1
Changes to Figure 1, Figure 2, and Figure 3	1
Changes to Regulatory Information Section	10
Changes to Table 7	11
Added Table 10	12
Added Insulation Lifetime Section	20
Updated Outline Dimensions	21
Changes to Ordering Guide	21

#### 2/2006—Rev. C to Rev. D

Updated Format	Universal
Added TÜV Approval	Universal

#### 5/2005—Rev. B to Rev. C

Changes to Format	Universal
Changes to Figure 2	1
Changes to Table 3	8
Changes to Table 6	
Changes to Ordering Guide	21

#### 6/2004—Rev. A to Rev. B

Changes to Format	. Universal
Changes to Features	1
Changes to Electrical Characteristics-5 V Operation.	3
Changes to Electrical Characteristics-3 V Operation.	5
Changes to Electrical Characteristics—Mixed 5 V/3 V	or
3 V/5 V Operation	7
Changes to DIN EN 60747-5-2 (VDE 0884 Part 2) Ins	ulation
Characteristics Title	11
Changes to the Ordering Guide	19

#### 5/2004—Rev. 0 to Rev. A

Updated Format	Universal
Changes to the Features	1
Changes to Table 7 and Table 8	
Changes to Table 9	
Changes to the DC Correctness and Magnetic Field In	nmunity
Section	20
Changes to the Power Consumption Section	21
Changes to the Ordering Guide	22

#### 9/2003—Revision 0: Initial Version

## **SPECIFICATIONS** ELECTRICAL CHARACTERISTICS—5 V, 105°C OPERATION<sup>1</sup>

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}C$ ,  $V_{DD1} = V_{DD2} = 5 \text{ V}$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Parameter	Symbol	Min	Turn	Max	Unit	Test Conditions
	Symbol	MIN	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	DDI (Q)		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	DDO (Q)		0.19	0.21	mA	
ADuM1400 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	I <sub>DD1 (10)</sub>		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
VDD1 Supply Current	DD1 (90)		70	100	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		18	25	mA	45 MHz logic signal freq.
ADuM1401 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
	IDD1 (Q)		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (Q)		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)	1002 (Q)					2 e to 1= .o g.e o.geq.
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
VDD Supply Current	IDD1 (10)		4.1	5.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)	1002(10)		7.1	5.0	1117	5 Miliziogle signal freq.
V <sub>DD1</sub> Supply Current			57	82	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD1 (90)		31	62 43	mA	45 MHz logic signal freq.
	DD2 (90)		51	45	mA	45 MHZ logic signal freq.
ADuM1402 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps			1 5	2.1		
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	DD1 (90), DD2 (90)		44	62	mA	45 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,	-10	+0.01	+10	μΑ	$0 V \leq V_{\text{IA}}, V_{\text{IB}}, V_{\text{IC}}, V_{\text{ID}} \leq V_{\text{DD1}} \text{ or } V_{\text{DD2}},$
	IID, IE1, IE2					$0 V \le V_{E1}, V_{E2} \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH, VEH	2.0			V	
Logic Low Input Threshold	VIL, VEL			0.8	V	
Logic High Output Voltages	Vоан, Vовн,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	5.0		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, V_{\text{Ix}} = V_{\text{IxH}}$
	Voch, Vodh	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	4.8		V	$I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	Voal, Vobl,		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$
	Vocl, Vodl		0.04	0.1	V	$I_{\text{Ox}} = 400 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{\text{Ox}} = 3.2 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$
SWITCHING SPECIFICATIONS						
ADuM1400ARW/ADuM1401ARW/ADuM1402ARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	50	65	100	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels

**Data Sheet** 

# ADuM1400/ADuM1401/ADuM1402

Pulse Width Distortion, $ t_{Vil} - t_{Vil} ^2$ PWDnsC. = 15 pF, CMOS signal levelsChange vs. Temperature11nsC. = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>A</sup> tsx.50nsC. = 15 pF, CMOS signal levelsADUM 1400ERW/ADUM1402BRWMinimum Pulse WidthPW100nsC. = 15 pF, CMOS signal levelsMinimum Pulse WidthPW100nsC. = 15 pF, CMOS signal levelsMbpsC. = 15 pF, CMOS signal levelsPropagation Delay <sup>A</sup> PW10nsC. = 15 pF, CMOS signal levelsScSignal levelsChange vs. TemperaturePWD3250nsC. = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>A</sup> tsx.15nsC. = 15 pF, CMOS signal levelsChange vs. Temperature5ps/°CC. = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>A</sup> tsx.15nsC. = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-tsx.3nsC. = 15 pF, CMOS signal levelsDirectional Channels'tsx.182732nsC. = 15 pF, CMOS signal levelsChange vs. Temperature900.52nsC. = 15 pF, CMOS signal levelsPropagation Delay <sup>A</sup> tsx.10nsC. = 15 pF, CMOS signal levelsChange vs. Temperature900.5nsC. = 15 pF, CMOS signal levelsPropagation Delay <sup>A</sup> tsx.10nsC. = 15 pF, CMOS signal levelsChange vs. Temperatureps/°Cc. = 1		1					
Change vs. Temperature Propagation Delay Skew*trsk trsk trsk50nsC, = 15 pF, CMOS signal levels C, = 15 pF, CMOS signal levels PWD100nsC, = 15 pF, CMOS signal levels C, = 15 pF, CMOS signal levels C, = 15 pF, CMOS signal levels C, = 15 pF, CMOS signal levelsPulse Width Distortion, Itsu - tsu[2]tsu, tsu203250nsC, = 15 pF, CMOS signal levels C, = 15 pF, CMOS signal levelsPropagation Delay Skew*tsu15nsC, = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channel-to-Channel Matching, C	Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
Propagation Delay Skew <sup>6</sup> Channel-to-Channel Matching' Maximum Pulse Width <sup>3</sup> trsk trskcp <sup>7</sup> (Escol50nsC = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levelsMaximum Data Rate <sup>4</sup> 10nsC = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levelsPropagation Delaytrst, trut PWD203250nsC = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levelsPulse Width Distortion, [trut - trut]PWD3nsC = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>6</sup> trsk15nsC = 15 pF, CMOS signal levels c = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels'trskc3nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Delay Skew <sup>6</sup> trskc6nsC = 15 pF, CMOS signal levelsPropagation Delaytrskc182732nsC = 15 pF, CMOS signal levelsPulse Width Distortion, [trut - trut]PWD0.52nsC = 15 pF, CMOS signal levelsPropagation Delaytrskc10nsC = 15 pF, CMOS signal levelsPropagation Delaytrskc2nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channel-to-Channel Matching, Opposing- Directional Channels'trskc2nsC = 15 pF, CMOS signal levelsFor All		PWD			40		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	5			11		ps/°C	
ADuM1400BRW/ADuM1401BRW/ADuM1402BRW Minimum Pulse Width Maximum Data Rate4 Propagation Delay5 Change vs. Temperature Channel-to-Channel Matching, Codirectional Channel-to-Channel Matching, Opposing- Directional Channels7PW100ns CLCL15 pF, CMOS signal levels MbpsCL15 pF, CMOS signal levels CLCL15 pF, CMOS signal levels CL15 pF, CMOS signal levels20 pF, CMOS signal levels Propagation Delay5PW8.311.1 PWnsCL15 pF, CMOS signal levels CL15 pF, CMOS signal levels16 pF, CMOS signal levels16 pF, CMOS signal levels16 pF, CMOS signal levels17 pF, CMOS signal levels18 pF, CMOS signal levels10 pF, CMOS signal l	Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width <sup>1</sup> Maximum Data Rate <sup>4</sup> PW10nsC_ = 15 pF, CMOS signal levels (C_ = 15 pF, CMOS signal levels <b< td=""><td>Channel-to-Channel Matching<sup>7</sup></td><td>t<sub>PSKCD</sub>/t<sub>PSKOD</sub></td><td></td><td></td><td>50</td><td>ns</td><td><math>C_{L} = 15 \text{ pF}</math>, CMOS signal levels</td></b<>	Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate*10Mbps $C_i = 15 pF_i CMOS signal levelsPropagation Delay*twit, truit203250nsC_i = 15 pF_i CMOS signal levelsPulse Width Distorion,  truit - twin!5PWD33nsC_i = 15 pF_i CMOS signal levelsPropagation Delay Skew*trex15nsC_i = 15 pF_i CMOS signal levelsPropagation Delay Skew*trex15nsC_i = 15 pF_i CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels'trex15nsC_i = 15 pF_i CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels'trex10nsC_i = 15 pF_i CMOS signal levelsMaximum Data Rate*90120MbpsC_i = 15 pF_i CMOS signal levelsPropagation Delay*trex1827.5nsC_i = 15 pF_i CMOS signal levelsPropagation Delay*trex1827.5nsC_i = 15 pF_i CMOS signal levelsPropagation Delay*trex1827.5nsC_i = 15 pF_i CMOS signal levelsPropagation Delay*trex10nsC_i = 15 pF_i CMOS signal levelsPropagation Delay Skew*trex10nsC_i = 15 pF_i CMOS signal levelsChannel-to-Channel Matching, CodirectionalChannel*trex10nsC_i = 15 pF_i CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels*trex10nsC_i = 15 pF_i CMOS signal levelsChannel-to-Channel Matching, Opposing-Directonal Chan$	ADuM1400BRW/ADuM1401BRW/ADuM1402BRW						
Propagation Delaystrue, true203250nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [true + true]PWD3nsC <sub>i</sub> = 15 pF, CMOS signal levelsChange vs. Temperaturetrue5ps/°CC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>6</sup> true15nsC <sub>i</sub> = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels'true3nsC <sub>i</sub> = 15 pF, CMOS signal levelsADUM 1400CRW/ADUM1401CRW/ADUM1402CRWtrue8.311.1nsC <sub>i</sub> = 15 pF, CMOS signal levelsMinimum Pulse Width <sup>3</sup> PW8.311.1nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delayrest90120MbpsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delaytrue182732nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [true + true] <sup>5</sup> PWD0.52nsC <sub>i</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, [true + true] <sup>5</sup> PWD0.52nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delaytruetrue3nsC <sub>i</sub> = 15 pF, CMOS signal levelsPropagation Delaytruetrue68nsC <sub>i</sub> = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channel-to-Channel Matching, Opposing- Directional Channels'true68nsC <sub>i</sub> = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High Impedance to High/Low to High I	Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{RH} - t_{PRL} ^3$ PWD3ns $C_L = 15 \text{ pF}, CMOS signal levels}Change vs. Temperaturetrsx5ps/°CC_L = 15 pF, CMOS signal levelsPropagation Delay Skew6trsx15nsC_L = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectionaltrsxc3nsC_L = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing-Directional Channels'trsxco6nsC_L = 15 pF, CMOS signal levelsADUM 1400CRW/ADUM1401CRW/ADUM1402CRWtrsxco6nsC_L = 15 pF, CMOS signal levelsMaximum Data Rate490120MbpsC_L = 15 pF, CMOS signal levelsPropagation Delay5trst, trut182732nsC_L = 15 pF, CMOS signal levelsPulse Width Distortion,  t_{H,H} - t_{HR} ^2PWD0.52nsC_L = 15 pF, CMOS signal levelsPulse Width Distortion,  t_{H,H} - t_{HR} ^2PWD0.52nsC_L = 15 pF, CMOS signal levelsChannel-to-Channel Matching, CodirectionalChannel-to-Channel Matching, Opposing-Directional Channels'trsxc10nsC_L = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Lowto High Impedance)trsgctrsgc68nsC_L = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Lowto High Impedance)trsgctrsgc5nsC_L = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (HighImpedance Di High/Lowto High Impedance)trsgc2.5$	Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature5ps/°C $C_c = 15 \text{ pF}, CMOS signal levels}Propagation Delay Skew6trsx15nsC_c = 15 \text{ pF}, CMOS signal levels}Channel-to-Channel Matching, OdirectionalChannels7trsx3nsC_c = 15 \text{ pF}, CMOS signal levels}Channel-to-Channel Matching, Opposing-Directional Channels7trsx6nsC_c = 15 \text{ pF}, CMOS signal levels}ADUM 1400CRW/ADUM1401CRW/ADUM1402CRWtrsx6nsC_c = 15 \text{ pF}, CMOS signal levels}Maximum Data Rate690120MbpsC_c = 15 \text{ pF}, CMOS signal levels}Propagation Delay5trnc, trc.H182732nsC_c = 15 \text{ pF}, CMOS signal levels}Pulse Width Distortion, [tru,H - trac]5PWD0.52nsC_c = 15 \text{ pF}, CMOS signal levels}Propagation Delay5trnc, trc.H182732nsC_c = 15 \text{ pF}, CMOS signal levels}Propagation Delay5trnc, trc.H182732nsC_c = 15 \text{ pF}, CMOS signal levels}Propagation Delay5trnc, trc.H182732nsC_c = 15 \text{ pF}, CMOS signal levels}Channel-to-Channel Matching, CodirectionalChannels7trsx10nsC_c = 15 \text{ pF}, CMOS signal levels}Output Disable Propagation Delay (High/LowImpedance)trsz, tru.H68nsC_c = 15 \text{ pF}, CMOS signal levels}Output Disable Propagation Delay (HighImpedance to High/Low)trsz, tru.H68nsC_c = 15 \text{ pF}, CMOS signal levels}$	Propagation Delay⁵	tphl, tplh	20	32	50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup> trsk tsxcD15nsC = 15 pF, CMOS signal levels C = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7trskD6nsC = 15 pF, CMOS signal levelsADuM1400CRW/ADuM1401CRW/ADuM1402CRW Minimum Pulse Width³PW8.311.1nsC = 15 pF, CMOS signal levelsMaximum Data Rate4 Propagation Delay5PW8.311.1nsC = 15 pF, CMOS signal levelsPulse Width Distortion, [trut - true]5 Channel-to-Channel Matching, Opposing- Directional Channels7true, true182732nsC = 15 pF, CMOS signal levelsPulse Width Distortion, [trut - true]5 Change vs. Temperature Channels7true, true182732nsC = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>6</sup> true, true182732nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7true, true10nsC = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7true, true68nsC = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High Impedance to High/Low to High Impedance)true, true68nsC = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%) Common-Mode Transient Immunity at Logic Low Output*true2535kV/µsV <sub>µ</sub> = V <sub>000</sub> v/ <sub>transient</sub> magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output*fr[CM_I]25 <td< td=""><td>Pulse Width Distortion, <math> t_{PLH} - t_{PHL} ^{5}</math></td><td>PWD</td><td></td><td></td><td>3</td><td>ns</td><td><math>C_L = 15 \text{ pF}</math>, CMOS signal levels</td></td<>	Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^{5}$	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
$ \begin{array}{c c} Channels' \\ Channel-to-Channel Matching, Opposing-Directional Channels' \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \\ \end{tabular} \\ \end{tabular} \\ \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular} \end{tabular} \end{tabular} \end{tabular} \\ \end{tabular} \end{tabular}$	Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			15	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		<b>t</b> <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Minimum Pulse Width³ Maximum Data Rate4PW8.311.1nsCL = 15 pF, CMOS signal levels CL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7tesk10nsCL = 15 pF, CMOS signal levelsFor All Modelsteskopteskopteskop5nsCL = 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)teskopteskop68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)texkoptexkop2.5nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output8[CML]2535kV/µsVis = Voido V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9fr1.2MbpsMbpsInput Dynamic Supply Current per Channel9Idot(0)0.19mA/Mbps </td <td></td> <td>t<sub>PSKOD</sub></td> <td></td> <td></td> <td>6</td> <td>ns</td> <td><math>C_L = 15 \text{ pF}</math>, CMOS signal levels</td>		t <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup> 90120MbpsC <sub>L</sub> = 15 pF, CMOS signal levelsPropagation Delay <sup>5</sup> t <sub>PHL</sub> , t <sub>PLH</sub> 182732nsC <sub>L</sub> = 15 pF, CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD0.52nsC <sub>L</sub> = 15 pF, CMOS signal levelsChange vs. Temperature3ps/°CC <sub>L</sub> = 15 pF, CMOS signal levelsC <sub>L</sub> = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>6</sup> t <sub>PSK</sub> 10nsC <sub>L</sub> = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7t <sub>PSKCD</sub> 2nsC <sub>L</sub> = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7t <sub>PSKCD</sub> 5nsC <sub>L</sub> = 15 pF, CMOS signal levelsFor All Models0utput Disable Propagation Delay (High Impedance to High/Low)t <sub>PHZ</sub> , t <sub>PLL</sub> 68nsC <sub>L</sub> = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)t <sub>R</sub> /t <sub>F</sub> 2.5nsC <sub>L</sub> = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> [CM <sub>L</sub> ]2535kV/µsV <sub>Ix</sub> = 0V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> fr.1.2MbpsV <sub>Ix</sub> = 0V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 V	ADuM1400CRW/ADuM1401CRW/ADuM1402CRW						
Propagation Delay Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ $t_{PHL}$ , $t_{PLH}$ 182732ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$ PWD0.52ns $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew <sup>6</sup> $t_{PSK}$ 10ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels? $t_{PSKD}$ 2ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels? $t_{PSKD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsFor All ModelsOutput Disable Propagation Delay (High/Low to High Impedance) $t_{PHZ}, t_{PZH}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) $t_{r/Tr}$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> $ CM_L $ 2535 $kV/\mu s$ $V_{hx} = V_{DO1}$ or $V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> $f_r$ 1.2Mbps $V_{hx} = 0, V_{AM} = 1000 V,$ transient magnitude = 800 V	Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion,  truh - trut 5PWD0.52nsCL = 15 pF, CMOS signal levelsChange vs. Temperature310nsCL = 15 pF, CMOS signal levelsCL = 15 pF, CMOS signal levelsPropagation Delay Skew <sup>6</sup> trsk10nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7trsk2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7trskcD2nsCL = 15 pF, CMOS signal levelsFor All ModelstrskcD5nsCL = 15 pF, CMOS signal levelstrskcDOutput Disable Propagation Delay (High/Low to High Impedance)trskt, trzL68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low)trskt, trzL68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)trs/t, trzL68nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> [CML]2535kV/µsV <sub>Ix</sub> = Voit or Voit, VCM = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> fr1.2MbpsMbpsInput Dynamic Supply Current per Channel <sup>9</sup> Ibol(D)0.19mA/Mbps100	Maximum Data Rate <sup>4</sup>		90	120		Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature3ps/°C $C_L = 15 \text{ pF}$ , CMOS signal levelsPropagation Delay Skew <sup>6</sup> $t_{PSK}$ 10ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7 $t_{PSKOD}$ 2ns $C_L = 15 \text{ pF}$ , CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7 $t_{PSKOD}$ 5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsFor All Models $t_{PHZ}$ , $t_{PLH}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance) $t_{PHZ}$ , $t_{PLH}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low) $t_{PHZ}$ , $t_{PZH}$ , $t_{PZL}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) $t_{R}/t_F$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> $ CM_L $ 2535 $kV/\mu s$ $V_{h_R} = 0, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> $f_r$ 1.2MbpsMbps	Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	18	27	32	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew6tesk10nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Codirectional Channels7teskcD2nsCL = 15 pF, CMOS signal levelsChannel-to-Channel Matching, Opposing- Directional Channels7teskcD5nsCL = 15 pF, CMOS signal levelsFor All Models0utput Disable Propagation Delay (High/Low to High Impedance)teskcD5nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance oh ligh/Low)testt, test68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)testt, test2.5nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output8[CM <sub>H</sub> ]2535kV/µsV <sub>ik</sub> = V <sub>DD1</sub> or V <sub>DD2</sub> , V <sub>CM</sub> = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output8fr1.2MbpsNsVik = 0 V, V <sub>CM</sub> = 1000 V, transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9fr1.2MbpsMbps	Pulse Width Distortion,  t <sub>PLH</sub> − t <sub>PHL</sub>   <sup>5</sup>	PWD		0.5	2	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels?tPSKCD2nsCL = 15 pF, CMOS signal levelsChannels?tPSKCD5nsCL = 15 pF, CMOS signal levelsDirectional Channels?tPSKCD5nsCL = 15 pF, CMOS signal levelsFor All ModelsOutput Disable Propagation Delay (High/Low to High Impedance)tPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Enable Propagation Delay (High Impedance to High/Low)tPHZ, tPLH68nsCL = 15 pF, CMOS signal levelsOutput Rise/Fall Time (10% to 90%)ta/tF2.5nsCL = 15 pF, CMOS signal levelsCommon-Mode Transient Immunity at Logic Low Output%[CMH]2535kV/µsVIx = VDDI or VDD2, VCM = 1000 V, transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output%fr1.2MbpsMbpsInput Dynamic Supply Current per Channel%fr1.2Mbps	Change vs. Temperature			3		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Channels7t PSKODt PSKOD5nsC L= 15 pF, CMOS signal levelsDirectional Channels7for All Models5nsC L= 15 pF, CMOS signal levelsOutput Disable Propagation Delay (High/Low to High Impedance)t PHZ, t PZH, t PZ	Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			10	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Directional Channels? Impediance Im		<b>t</b> pskcd			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
		t <sub>PSKOD</sub>			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
to High Impedance)trackImpedanceImpedanceOutput Enable Propagation Delay (High Impedance to High/Low) $t_{PZH}$ , $t_{PZL}$ 68ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) $t_R/t_F$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output <sup>8</sup> $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 \text{ V}$ , $V_{CM} = 1000 \text{ V}$ , transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> $f_r$ 1.2MbpsMps	For All Models						
Impedance to High/Low) $L_R/T_F$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsOutput Rise/Fall Time (10% to 90%) $t_R/T_F$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output <sup>8</sup> $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output <sup>8</sup> $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel <sup>9</sup> $f_r$ 1.2Mbps $DDI (D)$ 0.19mA/Mbps $M$		t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%) $t_R/t_F$ 2.5ns $C_L = 15 \text{ pF}$ , CMOS signal levelsCommon-Mode Transient Immunity at Logic High Output8 $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1} \text{ or } V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output8 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9 $f_r$ 1.2MbpsMps		t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output8 $ CM_H $ 2535 $kV/\mu s$ $V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000 V$ , transient magnitude = 800 VCommon-Mode Transient Immunity at Logic Low Output8 $ CM_L $ 2535 $kV/\mu s$ $V_{lx} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 VRefresh Rate Input Dynamic Supply Current per Channel9 $f_r$ 1.2MbpsMbps		t <sub>R</sub> /t <sub>F</sub>		2.5		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Low Output <sup>8</sup> fr1.2transient magnitude = 800 VRefresh Ratefr1.2MbpsInput Dynamic Supply Current per Channel <sup>9</sup> IDDI (D)0.19mA/Mbps	Common-Mode Transient Immunity at Logic	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1} \text{ or } V_{DD2}, V_{CM} = 1000 \text{ V},$
Input Dynamic Supply Current per Channel <sup>9</sup> IDDI (D) 0.19 mA/Mbps		CM⊾	25	35		kV∕µs	
	Refresh Rate	fr		1.2		Mbps	-
	Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
	Output Dynamic Supply Current per Channel <sup>9</sup>	IDDO (D)		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **ELECTRICAL CHARACTERISTICS—3 V, 105°C OPERATION<sup>1</sup>**

 $2.7 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $2.7 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0 \text{ V}$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Davamatar	Cumple al	Min	There	M	11	Test Conditions
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS					_	
Input Supply Current per Channel, Quiescent	DDI (Q)		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	DDO (Q)		0.11	0.14	mA	
ADuM1400 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	I <sub>DD1 (10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		1.4	2.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		37	65	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		11	15	mA	45 MHz logic signal freq.
ADuM1401 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
V <sub>DD1</sub> Supply Current	IDD1 (10)		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	I <sub>DD1 (90)</sub>		30	52	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>		18	27	mA	45 MHz logic signal freq.
ADuM1402 Total Supply Current, Four Channels <sup>2</sup>	1002 (90)			_,		······································
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (Q), IDD2 (Q)		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)			0.9	1.5	1117 (	De to Think logic signal freq.
$V_{DD1}$ or $V_{DD2}$ Supply Current	I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)	DD1 (10), DD2 (10)		5.0	4.2	IIIA	5 miliziogic signalitieq.
	L L		24	20	mA	45 MHz logic cignal frog
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (90), IDD2 (90)		24	39	mA	45 MHz logic signal freq.
For All Models		10	. 0. 01	. 10		
Input Currents	IIA, IIB, IIC, IID, IE1, IE2	-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \ V \leq V_{\text{IA}}, V_{\text{IB}}, V_{\text{IC}}, V_{\text{ID}} \leq V_{\text{DD1}} \ or \ V_{\text{DD2}} \\ 0 \ V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \ or \ V_{\text{DD2}} \end{array}$
Logic High Input Threshold	VIH, VEH	1.6			v	$0 V \leq V_{E1}, V_{E2} \leq V_{DD1} O1 V_{DD2}$
Logic Low Input Threshold	VIH, VEH VIL, VEL	1.0		0.4	v	
		$(1/\alpha r)/(1) = 0.1$	2.0	0.4		
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> , Vanu Vanu	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	3.0		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
	V <sub>OCH</sub> , V <sub>ODH</sub>	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	2.8		V	$I_{0x} = -3.2 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	Vocl, Vodl		0.04	0.1	V	$I_{Ox} = 400 \ \mu\text{A}, \ V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$
WITCHING SPECIFICATIONS						
ADuM1400ARW/ADuM1401ARW/ADuM1402ARW						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate⁴		1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	75	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			11		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1400BRW/ADuM1401BRW/ADuM1402BRW	Symbol	MIII	Typ	IVIAX	Unit	
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>	1 VV	10		100	-	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	38	50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD	20	50	3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature	PVUD		5	2	-	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
			5	22		$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>				ns	
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	<b>t</b> <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
ADuM1400CRW/ADuM1401CRW/ADuM1402CRW						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate⁴		90	120		Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	20	34	45	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD		0.5	2	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			3		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			16	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> pskcd			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3		ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM∟	25	35		kV/µs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	5
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.10		mA/	
					Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.03		mA/	
					Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

### ELECTRICAL CHARACTERISTICS-MIXED 5 V/3 V OR 3 V/5 V, 105°C OPERATION<sup>1</sup>

5 V/3 V operation:  $4.5 \text{ V} \le \text{V}_{\text{DD1}} \le 5.5 \text{ V}$ ,  $2.7 \text{ V} \le \text{V}_{\text{DD2}} \le 3.6 \text{ V}$ ; 3 V/5 V operation:  $2.7 \text{ V} \le \text{V}_{\text{DD1}} \le 3.6 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{DD2}} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{\text{DD1}} = 3.0 \text{ V}$ ,  $V_{\text{DD2}} = 5 \text{ V}$  or  $V_{\text{DD1}} = 5 \text{ V}$ ,  $V_{\text{DD2}} = 3.0 \text{ V}$ . These specifications do not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

#### Table 3.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I <sub>DDI (Q)</sub>					
5 V/3 V Operation			0.50	0.53	mA	
3 V/5 V Operation			0.26	0.31	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)					
5 V/3 V Operation			0.11	0.14	mA	
3 V/5 V Operation			0.19	0.21	mA	
ADuM1400 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
VDD1 Supply Current	I <sub>DD1 (Q)</sub>					
5 V/3 V Operation			2.2	2.8	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.5	0.9	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	IDD1 (10)					
5 V/3 V Operation			8.6	10.6	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)					
5 V/3 V Operation			1.4	2.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			2.6	3.5	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)						
VDD1 Supply Current	I <sub>DD1 (90)</sub>					
5 V/3 V Operation			70	100	mA	45 MHz logic signal freq.
3 V/5 V Operation			37	65	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>					
5 V/3 V Operation			11	15	mA	45 MHz logic signal freq.
3 V/5 V Operation			18	25	mA	45 MHz logic signal freq.
ADuM1401 Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.8	2.4	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>					
5 V/3 V Operation			0.7	1.2	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)						
VDD1 Supply Current	IDD1 (10)					
5 V/3 V Operation			7.1	9.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.7	5.4	mA	5 MHz logic signal freq.
VDD2 Supply Current	I <sub>DD2 (10)</sub>					
5 V/3 V Operation			2.2	3.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			4.1	5.0	mA	5 MHz logic signal freq.

# **Data Sheet**

# ADuM1400/ADuM1401/ADuM1402

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
90 Mbps (CRW Grade Only)		ľ	-			
V <sub>DD1</sub> Supply Current	IDD1 (90)					
5 V/3 V Operation			57	82	mA	45 MHz logic signal freq.
3 V/5 V Operation			30	52	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (90)</sub>					5 5 1
5 V/3 V Operation			18	27	mA	45 MHz logic signal freq.
3 V/5 V Operation			31	43	mA	45 MHz logic signal freq.
ADuM1402 Total Supply Current, Four Channels <sup>2</sup>						5 5 1
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)					
5 V/3 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal freg.
3 V/5 V Operation			0.9	1.5	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)					
5 V/3 V Operation	(5)		0.9	1.5	mA	DC to 1 MHz logic signal freq.
3 V/5 V Operation			1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (BRW and CRW Grades Only)			110			2 2 2 2 2 1 1 1 2 1 2 3 2 2 3 3 1 3 1 2 4
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>					
5 V/3 V Operation	1001(10)		5.6	7.0	mA	5 MHz logic signal freq.
3 V/5 V Operation			3.0	4.2	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.0			s iogie signa neq.
5 V/3 V Operation	DD2 (10)		3.0	4.2	mA	5 MHz logic signal freq.
3 V/5 V Operation			5.6	4.2 7.0	mA	5 MHz logic signal freq.
90 Mbps (CRW Grade Only)			5.0	7.0	1117	5 miliz logic signal neq.
V <sub>DD1</sub> Supply Current	IDD1 (90)					
5 V/3 V Operation	IDD1 (90)		44	62	mA	45 MHz logic signal freq.
3 V/5 V Operation			24	02 39	mA	45 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	1		24	29	IIIA	45 MHZ logic signal freq.
	I <sub>DD2 (90)</sub>		24	39	mΛ	45 MHz logic signal frog
5 V/3 V Operation 3 V/5 V Operation			24 44	59 62	mA mA	45 MHz logic signal freq. 45 MHz logic signal freq.
For All Models			44	02	IIIA	45 MHZ logic signal freq.
		-10	0.01	10		
Input Currents	IIA, IIB, IIC, IID, IE1, IE2	-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \ V \leq V_{IA}, \ V_{IB}, \ V_{IC}, \ V_{ID} \leq V_{DD1} \ or \ V_{DD2}, \\ 0 \ V \leq V_{E1}, \ V_{E2} \leq V_{DD1} \ or \ V_{DD2} \end{array}$
Logic High Input Threshold	VIH, VEH					
5 V/3 V Operation	VIN, VEN	2.0			v	
3 V/5 V Operation		1.6			v	
Logic Low Input Threshold	$V_{IL}, V_{EL}$	1.0			v	
5 V/3 V Operation	VIL, VEL			0.8	v	
3 V/5 V Operation				0.8 0.4	v	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> ,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	(Vees or Vees)	0.4	v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
Logic high output voltages	VOAH, VOBH, VOCH, VODH		$(V_{DD1} \text{ or } V_{DD2}) - 0.2$		v	$I_{0x} = -3.2 \text{ mA}, V_{1x} = V_{1xH}$ $I_{0x} = -3.2 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	v	$I_{0x} = -3.2 \text{ mA}, V_{1x} = V_{1xH}$ $I_{0x} = 20 \mu\text{A}, V_{1x} = V_{1xI}$
Logic Low Output voltages	VOAL, VOBL, VOCL, VODL		0.04	0.1	v	$I_{Ox} = 20 \ \mu A, \ V_{Ix} = V_{IxL}$ $I_{Ox} = 400 \ \mu A, \ V_{Ix} = V_{IxL}$
	000, 000		0.2	0.1	v	$I_{0x} = 3.2 \text{ mA}, V_{1x} = V_{1xL}$
SWITCHING SPECIFICATIONS			0.2	0.4	v	$I_{Ox} = 3.2 IIIA, V_{Ix} = V_{IxL}$
ADuM1400ARW/ADuM1401ARW/ADuM1402ARW Minimum Pulse Width <sup>3</sup>	PW			1000	<b>n</b> c	C = 15 pE CMOS signal lovals
	PVV	1		1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		1	70	100	Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tPHL, tPLH	50	70	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		11	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			11	50	ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	tpskcd/tpskod			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
ADuM1400BRW/ADuM1401BRW/ADuM1402BRW						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	15	35	50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	<b>t</b> PSK			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	<b>t</b> pskcd			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
ADuM1400CRW/ADuM1401CRW/ADuM1402CRW						
Minimum Pulse Width <sup>3</sup>	PW		8.3	11.1	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate⁴		90	120		Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	30	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD		0.5	2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			3		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	<b>t</b> PSK			14	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			2	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	<b>t</b> pskod			5	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>					$C_L = 15 \text{ pF}$ , CMOS signal levels
5 V/3 V Operation			3.0		ns	
3 V/5 V Operation			2.5		ns	
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{Ix} = V_{DD1}$ or $V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM∟	25	35		kV/μs	$V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr					_
5 V/3 V Operation			1.2		Mbps	
3 V/5 V Operation			1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	DDI (D)					
5 V/3 V Operation			0.19		mA/Mbps	
3 V/5 V Operation			0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	IDDO (D)					
5 V/3 V Operation			0.03		mA/Mbps	
3 V/5 V Operation			0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **ELECTRICAL CHARACTERISTICS—5 V, 125°C OPERATION<sup>1</sup>**

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 5 \text{ V}$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	I <sub>DDI (Q)</sub>		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	IDDO (Q)		0.19	0.21	mA	
ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
VDD1 Supply Current	I <sub>DD1 (Q)</sub>		2.2	2.8	mA	DC to 1 MHz logic signal freq.
VDD2 Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
VDD1 Supply Current	IDD1 (10)		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		4.1	5.0	mA	5 MHz logic signal freq.
ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (Q)</sub> , I <sub>DD2 (Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	I <sub>DD1 (10)</sub> , I <sub>DD2 (10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
For All Models						
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> , IID, IE1, IE2	-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \ V \leq V_{\text{IA}}, V_{\text{IB}}, V_{\text{IC}}, V_{\text{ID}} \leq V_{\text{DD1}} \ or \ V_{\text{DD2}}, \\ 0 \ V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \ or \ V_{\text{DD2}} \end{array}$
Logic High Input Threshold	VIH, VEH	2.0			V	
Logic Low Input Threshold	VIL, VEL			0.8	V	
Logic High Output Voltages	Vоан, Vовн,	$(V_{DD1} \text{ or } V_{DD2}) - 0.1$	5.0		V	$I_{\text{Ox}} = -20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxH}}$
	V <sub>OCH</sub> , V <sub>ODH</sub>	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	4.8		V	$I_{\text{Ox}} = -3.2 \text{ mA}, V_{\text{Ix}} = V_{\text{IxH}}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	V	$I_{\text{Ox}} = 20 \ \mu\text{A}, \ V_{\text{Ix}} = V_{\text{IxL}}$
	V <sub>OCL</sub> , V <sub>ODL</sub>		0.04	0.1	V	$I_{\text{Ox}} = 400 \; \mu\text{A},  V_{\text{Ix}} = V_{\text{IxL}}$
			0.2	0.4	V	$I_{\text{Ox}} = 3.2 \text{ mA}, V_{\text{Ix}} = V_{\text{IxL}}$
SWITCHING SPECIFICATIONS						
ADuM1400WSRWZ/ADuM1401WSRWZ/ ADuM1402WSRWZ						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	65	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/						
ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	18	27	34	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			15	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	t <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM∟	25	35		kV∕µs	$V_{Ix} = 0 V$ , $V_{CM} = 1000 V$ , transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	_
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	IDDO (D)		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### **ELECTRICAL CHARACTERISTICS—3 V, 125°C OPERATION<sup>1</sup>**

 $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}$ C,  $V_{DD1} = V_{DD2} = 3.0 \text{ V}$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Jymbol		тур	Ινίαλ	Unit	
Input Supply Current per Channel,	I <sub>DDI (Q)</sub>		0.26	0.31	mA	
Quiescent	IDDI (Q)				ша	
Output Supply Current per Channel, Quiescent	I <sub>DDO (Q)</sub>		0.11	0.14	mA	
ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (Q)		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						5 5 1
V <sub>DD1</sub> Supply Current	IDD1 (10)		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		1.4	2.0	mA	5 MHz logic signal freq.
ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>						- · · · · · · · · · · · · · · · · · · ·
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	IDD1 (Q)		1.0	1.6	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current			0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)	1002(Q)					
V <sub>DD1</sub> Supply Current	IDD1 (10)		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD1 (10)		2.2	3.0	mA	5 MHz logic signal freq.
ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>	1002(10)		<i>L.L</i>	5.0		s minz logic signal neq.
DC to 2 Mbps						
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	IDD1 (Q), IDD2 (Q)		0.9	1.5	mA	DC to 1 MHz logic signal freg.
10 Mbps (TRWZ Grade Only)	(3)					
V <sub>DD1</sub> or V <sub>DD2</sub> Supply Current	DD1 (10), DD2 (10)		3.0	4.2	mA	5 MHz logic signal freq.
For All Models	1001(10)/ 1002(10)					
Input Currents	I <sub>IA</sub> , I <sub>IB</sub> , I <sub>IC</sub> ,	-10	+0.01	+10	μA	$0 V \leq V_{IA}, V_{IB}, V_{IC}, V_{ID} \leq V_{DD1} \text{ or } V_{DD2},$
	$I_{ID}$ , $I_{E1}$ , $I_{E2}$				P., 1	$0 V \le V_{E1}, V_{E2} \le V_{DD1} \text{ or } V_{DD2}$
Logic High Input Threshold	VIH, VEH	1.6			v	
Logic Low Input Threshold	VIL, VEL			0.4	v	
Logic High Output Voltages	VOAH, VOBH,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	3.0		v	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
	Voch, Vodh	$(V_{DD1} \text{ or } V_{DD2}) - 0.4$	2.8		v	$I_{0x} = -3.2 \text{ mA}, V_{1x} = V_{1xH}$
Logic Low Output Voltages	VOAL, VOBL,	(1001 11 1002)	0.0	0.1	v	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
	Vocl, Vodl		0.04	0.1	v	$I_{0x} = 400 \ \mu A, \ V_{1x} = V_{1xL}$
			0.2	0.4	v	$I_{0x} = 3.2 \text{ mA}, V_{1x} = V_{1xL}$
WITCHING SPECIFICATIONS			0.2			
ADuM1400WSRWZ/ADuM1401WSRWZ/ ADuM1402WSRWZ						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>	1	1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	50	75	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD	55	, ,	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
	t <sub>PSK</sub>			40 50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels $C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>						

Parameter	Symbol	Min	Тур	Мах	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	20	34	45	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Change vs. Temperature			5		ps/°C	C <sub>L</sub> = 15 pF, CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing-Directional Channels <sup>7</sup>	<b>t</b> <sub>PSKOD</sub>			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	tphz, tplh		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	t <sub>PZH</sub> , t <sub>PZL</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3		ns	C <sub>L</sub> = 15 pF, CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CML	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	f <sub>r</sub>		1.1		Mbps	
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDO (D)</sub>		0.03		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>k</sub> signal to the 50% level of the falling edge of the V<sub>ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>k</sub> signal to the 50% level of the rising edge of the V<sub>ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.</p>

### ELECTRICAL CHARACTERISTICS-MIXED 5 V/3 V, 125°C OPERATION<sup>1</sup>

 $4.5 \text{ V} \le V_{DD1} \le 5.5 \text{ V}$ ,  $3.0 \text{ V} \le V_{DD2} \le 3.6 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 5 \text{ V}$ ,  $V_{DD2} = 3.0 \text{ V}$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS	Symbol		тур	Max	onit	
Input Supply Current per Channel, Quiescent	lan. (n)		0.50	0.53	mA	
Output Supply Current per Channel, Quiescent	DDI (Q)		0.30	0.55	mA	
ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>	DDO (Q)		0.11	0.14	ША	
DC to 2 Mbps			2.2	20		DC to 1 MU - logic cignal from
V <sub>DD1</sub> Supply Current	DD1 (Q)		2.2	2.8	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (Q)		0.5	0.9	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)			0.6	10.0		
V <sub>DD1</sub> Supply Current	DD1 (10)		8.6	10.6	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (10)		1.4	2.0	mA	5 MHz logic signal freq.
ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps			1.0	~ .		
V <sub>DD1</sub> Supply Current	DD1 (Q)		1.8	2.4	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	DD2 (Q)		0.7	1.2	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)					_	
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		7.1	9.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.2	3.0	mA	5 MHz logic signal freq.
ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
For All Models						
Input Currents	IIA, IIB, IIC, IID, IE1, IE2	-10	+0.01	+10	μΑ	$\begin{array}{l} 0 \; V \leq V_{\text{IA}},  V_{\text{IB}},  V_{\text{IC}},  V_{\text{ID}} \leq V_{\text{DD1}} \\ \text{or} \; V_{\text{DD2}},  0 \; V \leq V_{\text{E1}},  V_{\text{E2}} \leq V_{\text{DD1}} \\ \text{or} \; V_{\text{DD2}} \end{array}$
Logic High Input Threshold	VIH, VEH					
5 V/3 V Operation		2.0			V	
3 V/5 V Operation		1.6			V	
Logic Low Input Threshold	VIL, VEL					
5 V/3 V Operation				0.8	V	
3 V/5 V Operation				0.4	V	
Logic High Output Voltages	V <sub>OAH</sub> , V <sub>OBH</sub> ,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) – 0.1	$V_{DD1} \text{ or } V_{DD2}$		V	$I_{Ox} = -20 \ \mu A$ , $V_{Ix} = V_{IxH}$
	Voch, Vodh	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	$V_{DD1}, V_{DD2} - 0.2$		V	$I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	VOAL, VOBL,		0.0	0.1	V	$I_{0x} = 20 \ \mu A, V_{1x} = V_{1xL}$
	Vocl, Vodl		0.04	0.1	v	$I_{0x} = 400 \ \mu A, V_{1x} = V_{1xL}$
			0.2	0.4	v	$I_{0x} = 3.2 \text{ mA}, V_{1x} = V_{1xL}$
SWITCHING SPECIFICATIONS						
ADuM1400WSRWZ/ADuM1401WSRWZ/ ADuM1402WSRWZ						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_{L} = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	$C_{L} = 15 \text{ pF}$ , CMOS signal level
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	tphl, tplh	20	30	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	<b>t</b> pskod			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	tpzh, tpzl		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		3.0		ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{Ix} = V_{DD1}/V_{DD2}, V_{CM} = 1000 V,$ transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM⊾	25	35		kV/μs	$V_{lx} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.2		Mbps	-
Input Dynamic Supply Current per Channel <sup>9</sup>	I <sub>DDI (D)</sub>		0.19		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	IDDO (D)		0.03		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### ELECTRICAL CHARACTERISTICS—MIXED 3 V/5 V, 125°C OPERATION<sup>1</sup>

 $3.0 \text{ V} \le V_{DD1} \le 3.6 \text{ V}, 4.5 \text{ V} \le V_{DD2} \le 5.5 \text{ V}$ ; all minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted; all typical specifications are at  $T_A = 25^{\circ}\text{C}$ ;  $V_{DD1} = 3.0 \text{ V}, V_{DD2} = 5 \text{ V}$ . These specifications apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

Table 7.						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
DC SPECIFICATIONS						
Input Supply Current per Channel, Quiescent	IDDI (Q)		0.26	0.31	mA	
Output Supply Current per Channel, Quiescent			0.19	0.21	mA	
ADuM1400W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
VDD1 Supply Current	IDD1 (Q)		1.2	1.9	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		0.9	1.4	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (10)</sub>		4.5	6.5	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (10)</sub>		2.6	3.5	mA	5 MHz logic signal freq.
ADuM1401W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		1.0	1.6	mA	DC to 1 MHz logic signal freq.
VDD2 Supply Current	IDD2 (Q)		1.2	1.8	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
VDD1 Supply Current	I <sub>DD1 (10)</sub>		3.7	5.4	mA	5 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	IDD2 (10)		4.1	5.0	mA	5 MHz logic signal freq.
ADuM1402W, Total Supply Current, Four Channels <sup>2</sup>						
DC to 2 Mbps						
V <sub>DD1</sub> Supply Current	I <sub>DD1 (Q)</sub>		0.9	1.5	mA	DC to 1 MHz logic signal freq.
V <sub>DD2</sub> Supply Current	I <sub>DD2 (Q)</sub>		1.5	2.1	mA	DC to 1 MHz logic signal freq.
10 Mbps (TRWZ Grade Only)						
VDD1 Supply Current	I <sub>DD1 (10)</sub>		3.0	4.2	mA	5 MHz logic signal freq.
VDD2 Supply Current	I <sub>DD2 (10)</sub>		5.6	7.0	mA	5 MHz logic signal freq.
For All Models						
Input Currents	IIA, IIB, IIC, IID, IE1, IE2	-10	+0.01	+10	μA	$\begin{array}{l} 0 \ V \leq V_{\text{IA}}, V_{\text{IB}}, V_{\text{IC}}, V_{\text{ID}} \leq V_{\text{DD1}} \ \text{or} \\ V_{\text{DD2}}, 0 \ V \leq V_{\text{E1}}, V_{\text{E2}} \leq V_{\text{DD1}} \ \text{or} \ V_{\text{DD2}} \end{array}$
Logic High Input Threshold	VIH, VEH	1.6			V	
Logic Low Input Threshold	VIL, VEL			0.4	V	
Logic High Output Voltages	Vоан, Vовн,	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.1	V <sub>DD1</sub> , V <sub>DD2</sub>		V	$I_{Ox} = -20 \ \mu A, V_{Ix} = V_{IxH}$
	$V_{OCH}, V_{ODH}$	(V <sub>DD1</sub> or V <sub>DD2</sub> ) - 0.4	$V_{DD1}, V_{DD2} - 0.2$		V	$I_{Ox} = -3.2 \text{ mA}, V_{Ix} = V_{IxH}$
Logic Low Output Voltages	V <sub>OAL</sub> , V <sub>OBL</sub> ,		0.0	0.1	V	$I_{Ox} = 20 \ \mu A, V_{Ix} = V_{IxL}$
	$V_{OCL}$ , $V_{ODL}$		0.04	0.1	V	$I_{Ox} = 400 \ \mu A, \ V_{Ix} = V_{IxL}$
			0.2	0.4	V	$I_{Ox} = 3.2 \text{ mA}, V_{Ix} = V_{IxL}$
SWITCHING SPECIFICATIONS						
ADuM1400WSRWZ/ADuM1401WSRWZ/ ADuM1402WSRWZ						
Minimum Pulse Width <sup>3</sup>	PW			1000	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		1			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay <sup>5</sup>	t <sub>PHL</sub> , t <sub>PLH</sub>	50	70	100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion,  t <sub>PLH</sub> – t <sub>PHL</sub>   <sup>5</sup>	PWD			40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching <sup>7</sup>	t <sub>PSKCD</sub> /t <sub>PSKOD</sub>			50	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
ADuM1400WTRWZ/ADuM1401WTRWZ/ ADuM1402WTRWZ						
Minimum Pulse Width <sup>3</sup>	PW			100	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Maximum Data Rate <sup>4</sup>		10			Mbps	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay⁵	t <sub>PHL</sub> , t <sub>PLH</sub>	20	30	40	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Pulse Width Distortion, $ t_{PLH} - t_{PHL} ^5$	PWD			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Change vs. Temperature			5		ps/°C	$C_L = 15 \text{ pF}$ , CMOS signal levels
Propagation Delay Skew <sup>6</sup>	t <sub>PSK</sub>			22	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Codirectional Channels <sup>7</sup>	t <sub>PSKCD</sub>			3	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Channel-to-Channel Matching, Opposing- Directional Channels <sup>7</sup>	<b>t</b> pskod			6	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
For All Models						
Output Disable Propagation Delay (High/Low to High Impedance)	t <sub>PHZ</sub> , t <sub>PLH</sub>		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Enable Propagation Delay (High Impedance to High/Low)	tpzh, tpzl		6	8	ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Output Rise/Fall Time (10% to 90%)	t <sub>R</sub> /t <sub>F</sub>		2.5		ns	$C_L = 15 \text{ pF}$ , CMOS signal levels
Common-Mode Transient Immunity at Logic High Output <sup>8</sup>	CM <sub>H</sub>	25	35		kV/μs	$V_{lx} = V_{DD1}/V_{DD2}$ , $V_{CM} = 1000$ V, transient magnitude = 800 V
Common-Mode Transient Immunity at Logic Low Output <sup>8</sup>	CM⊾	25	35		kV/µs	$V_{Ix} = 0 V, V_{CM} = 1000 V,$ transient magnitude = 800 V
Refresh Rate	fr		1.1		Mbps	-
Input Dynamic Supply Current per Channel <sup>9</sup>	IDDI (D)		0.10		mA/Mbps	
Output Dynamic Supply Current per Channel <sup>9</sup>	IDDO (D)		0.05		mA/Mbps	

<sup>1</sup> All voltages are relative to their respective ground.

<sup>2</sup> The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load present. The supply current associated with an individual channel operating at a given data rate may be calculated as described in the Power Consumption section. See Figure 8 through Figure 10 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 11 through Figure 15 for total V<sub>DD1</sub> and V<sub>DD2</sub> supply currents as a function of data rate for ADuM1400W/ADuM1401W/ADuM1402W channel configurations.

<sup>3</sup> The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.

<sup>4</sup> The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.

<sup>5</sup> t<sub>PHL</sub> propagation delay is measured from the 50% level of the falling edge of the V<sub>Ix</sub> signal to the 50% level of the falling edge of the V<sub>Ox</sub> signal. t<sub>PLH</sub> propagation delay is measured from the 50% level of the rising edge of the V<sub>Ix</sub> signal to the 50% level of the rising edge of the V<sub>Ox</sub> signal.

<sup>6</sup> t<sub>PSK</sub> is the magnitude of the worst-case difference in t<sub>PHL</sub> or t<sub>PLH</sub> that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.

<sup>7</sup> Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.

<sup>8</sup> CM<sub>H</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> > 0.8 V<sub>DD2</sub>. CM<sub>L</sub> is the maximum common-mode voltage slew rate that can be sustained while maintaining V<sub>0</sub> < 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient magnitude is the range over which the common mode is slewed.

### PACKAGE CHARACTERISTICS

#### Table 8.

1 4010 01						
Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Resistance (Input to Output) <sup>1</sup>	RI-O		10 <sup>12</sup>		Ω	
Capacitance (Input to Output) <sup>1</sup>	CI-O		2.2		рF	f = 1 MHz
Input Capacitance <sup>2</sup>	C		4.0		рF	
IC Junction to Case Thermal Resistance, Side 1	θ <sub>JCI</sub>		33		°C/W	Thermocouple located at
IC Junction to Case Thermal Resistance, Side 2	θ <sub>JCO</sub>		28		°C/W	center of package underside

<sup>1</sup> Device is considered a 2-terminal device; Pin 1, Pin 2, Pin 3, Pin 4, Pin 5, Pin 6, Pin 7, and Pin 8 are shorted together and Pin 9, Pin 10, Pin 11, Pin 12, Pin 13, Pin 14, Pin 15, and Pin 16 are shorted together.

<sup>2</sup> Input capacitance is from any input data pin to ground.

#### **REGULATORY INFORMATION**

The ADuM1400/ADuM1401/ADuM1402 are approved by the organizations listed in Table 9. Refer to Table 14 and the Insulation Lifetime section for details regarding recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

#### Table 9.

UL	CSA	VDE	CQC	ΤÜV
Recognized Under UL 1577 Component Recognition Program <sup>1</sup>	Approved under CSA Component Acceptance Notice 5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10):2006-12 <sup>2</sup>	Approved under CQC11-471543-2012	Approved according to IEC 61010-1:2001 (2 <sup>nd</sup> Edition), EN 61010-1:2001 (2 <sup>nd</sup> Edition), UL 61010-1:2004, and CSA C22.2.61010.1:2005
Single Protection, 2500 V rms Isolation Voltage	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 780 V rms (1103 V peak) maximum working voltage	Reinforced insulation, 560 V peak	Basic Insulation per GB4943.1-2011, 415 V rms (588 V peak) maximum working voltage, tropical climate, altitude ≤ 5000 m	Reinforced insulation, 400 V rms maximum working voltage
	Reinforced insulation per CSA 60950-1-03 and IEC 60950-1, 390 V rms (551 V peak) maximum working voltage			
File E214100	File 205078	File 2471900-4880-0001	File CQC14001114900	Certificate U8V 05 06 56232 002

<sup>1</sup> In accordance with UL 1577, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage  $\geq$  3000 V rms for 1 sec (current leakage detection limit = 5  $\mu$ A).

<sup>2</sup> In accordance with DIN V VDE V 0884-10, each ADuM1400/ADuM1401/ADuM1402 is proof tested by applying an insulation test voltage ≥1050 V peak for 1 sec (partial discharge detection limit = 5 pC). The asterisk (\*) marking branded on the component designates DIN V VDE V 0884-10 approval.

### INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 10.				
Parameter	Symbol	Value	Unit	Conditions
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	7.8 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Clearance in the Plane of the Printed Circuit Board (PCB Clearance)	L(PCB)	8.3 min	mm	Measured from input terminals to output terminals, shortest distance through air, and line of sight, in the PCB mounting plane
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group		II		Material Group (DIN VDE 0110, 1/89, Table 1)

### DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (\*) marking on packages denotes DIN V VDE V 0884-10 approval.

Description	Conditions	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			I to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	560	V peak
Input to Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{PR}$ , 100% production test, $t_m = 1$ sec, partial discharge < 5 pC	V <sub>PR</sub>	1050	V peak
Input to Output Test Voltage, Method A	$V_{IORM} \times 1.6 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC	V <sub>PR</sub>		
After Environmental Tests Subgroup 1			896	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{PR}$ , $t_m = 60$ sec, partial discharge < 5 pC		672	V peak
Highest Allowable Overvoltage	Transient overvoltage, $t_{TR} = 10$ seconds	VTR	4000	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 4)			
Case Temperature		Ts	150	°C
Side 1 Current		I <sub>S1</sub>	265	mA
Side 2 Current		I <sub>S2</sub>	335	mA
Insulation Resistance at Ts	$V_{IO} = 500 \text{ V}$	Rs	>10 <sup>9</sup>	Ω




Figure 4. Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN V VDE V 0884-10

### **RECOMMENDED OPERATING CONDITIONS**

#### Table 12.

Parameter	Rating
Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	-40°C to +105°C
Operating Temperature (T <sub>A</sub> ) <sup>2</sup>	-40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>1,3</sup>	2.7 V to 5.5 V
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>2, 3</sup>	3.0 V to 5.5 V
Input Signal Rise and Fall Times	1.0 ms

<sup>1</sup> Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>2</sup> Åpplies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>3</sup> All voltages are relative to their respective ground. See the DC Correctness and Magnetic Field Immunity section for information on immunity to external magnetic fields.

# **ABSOLUTE MAXIMUM RATINGS**

Ambient temperature = 25°C, unless otherwise noted.

#### Table 13.

Parameter	Rating
Storage Temperature (T <sub>ST</sub> )	–65°C to +150°C
Ambient Operating Temperature (T <sub>A</sub> ) <sup>1</sup>	-40°C to +105°C
Ambient Operating Temperature (T <sub>A</sub> ) <sup>2</sup>	-40°C to +125°C
Supply Voltages (V <sub>DD1</sub> , V <sub>DD2</sub> ) <sup>3</sup>	–0.5 V to +7.0 V
Input Voltage ( $V_{IA}$ , $V_{IB}$ , $V_{IC}$ , $V_{ID}$ , $V_{E1}$ , $V_{E2}$ ) <sup>3,4</sup>	-0.5 V to V <sub>DDI</sub> + 0.5 V
Output Voltage ( $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , $V_{OD}$ ) <sup>3, 4</sup>	-0.5 V to V <sub>DDO</sub> + 0.5 V
Average Output Current per Pin⁵	
Side 1 (I <sub>01</sub> )	–18 mA to +18 mA
Side 2 (I <sub>02</sub> )	–22 mA to +22 mA
Common-Mode Transients <sup>6</sup>	–100 kV/µs to +100 kV/µs

 $^1$  Does not apply to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>2</sup> Applies to ADuM1400W, ADuM1401W, and ADuM1402W automotive grade versions.

<sup>3</sup> All voltages are relative to their respective ground.

 $^4$  V\_{\rm DDI} and V\_{\rm DDO} refer to the supply voltages on the input and output sides of a given channel, respectively. See the PC Board Layout section.

<sup>5</sup> See Figure 4 for maximum rated current values for various temperatures.

<sup>6</sup> This refers to common-mode transients across the insulation barrier. Common-mode transients exceeding the Absolute Maximum Ratings may cause latch-up or permanent damage.

#### Table 14. Maximum Continuous Working Voltage<sup>1</sup>

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

Table 14. Maximum Continuous working voltage						
Parameter	Max	Unit	Constraint			
AC Voltage, Bipolar Waveform	565	V peak	50-year minimum lifetime			
AC Voltage, Unipolar Waveform						
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			
DC Voltage						
Basic Insulation	1131	V peak	Maximum approved working voltage per IEC 60950-1			
Reinforced Insulation	560	V peak	Maximum approved working voltage per IEC 60950-1 and VDE V 0884-10			

<sup>1</sup> Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

#### Table 15. Truth Table (Positive Logic)

V <sub>lx</sub> Input <sup>1</sup>	V <sub>Ex</sub> Input <sup>1, 2</sup>	V <sub>DDI</sub> State <sup>1</sup>	V <sub>DDO</sub> State <sup>1</sup>		Notes
Н	H or NC	Powered	Powered	Н	
L	H or NC	Powered	Powered	L	
Х	L	Powered	Powered	Z	
Х	H or NC	Unpowered	Powered	н	Outputs return to the input state within 1 $\mu$ s of V <sub>DDI</sub> power restoration.
Х	L	Unpowered	Powered	Z	
Х	х	Powered	Unpowered	Indeterminate	Outputs return to the input state within 1 $\mu$ s of V <sub>DDO</sub> power restoration if the V <sub>Ex</sub> state is H or NC. Outputs return to a high impedance state within 8 ns of V <sub>DDO</sub> power restoration if the V <sub>Ex</sub> state is L.

<sup>1</sup> V<sub>k</sub> and V<sub>0x</sub> refer to the input and output signals of a given channel (A, B, C, or D). V<sub>Ex</sub> refers to the output enable signal on the same side as the V<sub>0x</sub> outputs. V<sub>DDI</sub> and V<sub>DDO</sub> refer to the supply voltages on the input and output sides of the given channel, respectively.

<sup>2</sup> In noisy environments, connecting  $V_{Ex}$  to an external logic high or low is recommended.

# ADuM1400/ADuM1401/ADuM1402

## **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 5. ADuM1400 Pin Configuration

#### Table 16. ADuM1400 Pin Function Descriptions

Pin No.	Mnemonic	Description				
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.				
2	GND1	Ground 1. Ground reference for Isolator Side 1.				
3	VIA	Logic Input A.				
4	V <sub>IB</sub>	Logic Input B.				
5	VIC	Logic Input C.				
6	V <sub>ID</sub>	Logic Input D.				
7	NC	No Connect.				
8	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.				
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.				
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , $V_{OC}$ , and $V_{OD}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.				
11	V <sub>OD</sub>	Logic Output D.				
12	Voc	Logic Output C.				
13	V <sub>OB</sub>	Logic Output B.				
14	Voa	Logic Output A.				
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.				
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.				





Figure 6. ADuM1401 Pin Configuration

Pin No.	Mnemonic	Description				
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.				
2	GND1	Ground 1. Ground reference for Isolator Side 1.				
3	VIA	Logic Input A.				
4	VIB	Logic Input B.				
5	V <sub>IC</sub>	Logic Input C.				
6	Vod	Logic Output D.				
7	V <sub>E1</sub>	Output Enable 1. Active high logic input. $V_{OD}$ output is enabled when $V_{E1}$ is high or disconnected. $V_{OD}$ is disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is recommended.				
8	GND1	Ground 1. Ground reference for Isolator Side 1.				
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.				
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ , $V_{OB}$ , and $V_{OC}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.				
11	V <sub>ID</sub>	Logic Input D.				
12	Voc	Logic Output C.				
13	V <sub>OB</sub>	Logic Output B.				
14	Voa	Logic Output A.				
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.				
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.				



Pin No.	Mnemonic	Description					
1	V <sub>DD1</sub>	Supply Voltage for Isolator Side 1.					
2	GND <sub>1</sub>	Ground 1. Ground reference for Isolator Side 1.					
3	VIA	Logic Input A.					
4	V <sub>IB</sub>	ogic Input B.					
5	Voc	ogic Output C.					
6	V <sub>OD</sub>	ogic Output D.					
7	V <sub>E1</sub>	Dutput Enable 1. Active high logic input. $V_{OC}$ and $V_{OD}$ outputs are enabled when $V_{E1}$ is high or disconnected. $V_{OC}$ and $V_{OD}$ outputs are disabled when $V_{E1}$ is low. In noisy environments, connecting $V_{E1}$ to an external logic high or low is ecommended.					
8	GND1	Ground 1. Ground reference for Isolator Side 1.					
9	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.					
10	V <sub>E2</sub>	Output Enable 2. Active high logic input. $V_{OA}$ and $V_{OB}$ outputs are enabled when $V_{E2}$ is high or disconnected. $V_{OA}$ and $V_{OB}$ outputs are disabled when $V_{E2}$ is low. In noisy environments, connecting $V_{E2}$ to an external logic high or low is recommended.					
11	VID	Logic Input D.					
12	VIC	Logic Input C.					
13	V <sub>OB</sub>	Logic Output B.					
14	VOA	Logic Output A.					
15	GND <sub>2</sub>	Ground 2. Ground reference for Isolator Side 2.					
16	V <sub>DD2</sub>	Supply Voltage for Isolator Side 2.					

# **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 8. Typical Input Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation




Figure 9. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (No Output Load)




Figure 10. Typical Output Supply Current per Channel vs. Data Rate for 5 V and 3 V Operation (15 pF Output Load)




Figure 11. Typical ADuM1400 VDD1 Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 12. Typical ADuM1400 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 13. Typical ADuM1401 V<sub>DD1</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 14. Typical ADuM1401 V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 15. Typical ADuM1402 V<sub>DD1</sub> or V<sub>DD2</sub> Supply Current vs. Data Rate for 5 V and 3 V Operation




Figure 16. Propagation Delay vs. Temperature, C Grade

# APPLICATIONS INFORMATION PC BOARD LAYOUT

The ADuM1400/ADuM1401/ADuM1402 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 17). Bypass capacitors are most conveniently connected between Pin 1 and Pin 2 for  $V_{DD1}$  and between Pin 15 and Pin 16 for  $V_{DD2}$ . The capacitor value should be between 0.01  $\mu$ F and 0.1  $\mu$ F. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9 and Pin 16 should also be considered, unless the ground pair on each package side is connected close to the package.





Figure 17. Recommended Printed Circuit Board Layout


In applications involving high common-mode transients, care should be taken to ensure that board coupling across the isolation barrier is minimized. Furthermore, the board layout should be designed such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this could cause voltage differentials between pins exceeding the Absolute Maximum Ratings of the device, thereby leading to latch-up or permanent damage.

See the AN-1109 Application Note for board layout guidelines.

### **PROPAGATION DELAY-RELATED PARAMETERS**

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The propagation delay to a Logic 0 output may differ from the propagation delay to a Logic 1 output.





Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount the propagation delay differs between channels within a single ADuM1400/ADuM1401/ADuM1402 component.

Propagation delay skew refers to the maximum amount the propagation delay differs between multiple ADuM1400/ ADuM1401/ADuM1402 components operating under the same conditions.

### DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than ~1  $\mu$ s, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than about 5  $\mu$ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default state (see Table 15) by the watchdog timer circuit.

The limitation on the magnetic field immunity of the ADuM1400/ ADuM1401/ADuM1402 is set by the condition in which induced voltage in the receiving coil of the transformer is sufficiently large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this may occur. The 3 V operating condition of the ADuM1400/ADuM1401/ ADuM1402 is examined because it represents the most susceptible mode of operation.

The pulses at the transformer output have an amplitude greater than 1.0 V. The decoder has a sensing threshold at about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \Sigma \prod r_n^2; n = 1, 2, ..., N$$

where:

 $\beta$  is magnetic flux density (gauss).

*N* is the number of turns in the receiving coil.

 $r_n$  is the radius of the n<sup>th</sup> turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADuM1400/ ADuM1401/ADuM1402 and an imposed requirement that the induced voltage be 50% at most of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 19.




Figure 19. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and has the worst-case polarity), it reduces the received pulse from >1.0 V to 0.75 V—still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM1400/ADuM1401/ADuM1402 transformers. Figure 20 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown, the ADuM1400/ ADuM1401/ADuM1402 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted, one would have to place a 0.5 kA current 5 mm away from the ADuM1400/ADuM1401/ADuM1402 to affect the operation of the component.




Figure 20. Maximum Allowable Current for Various Current-to-ADuM1400/ADuM1401/ADuM1402 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces could induce error voltages sufficiently large enough to trigger the thresholds of succeeding circuitry. Care should be taken in the layout of such traces to avoid this possibility.

### **POWER CONSUMPTION**

The supply current at a given channel of the ADuM1400/ ADuM1401/ADuM1402 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$I_{DDI} = I_{DDI(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDI} = I_{DDI(D)} \times (2f - f_r) + I_{DDI(Q)}$$
  $f > 0.5 f_r$ 

For each output channel, the supply current is given by

$$I_{DDO} = I_{DDO(Q)} \qquad \qquad f \le 0.5 f_r$$

$$I_{DDO} = (I_{DDO(D)} + (0.5 \times 10^{-3}) \times C_L \times V_{DDO}) \times (2f - f_r) + I_{DDO(Q)}$$
  
f > 0.5 f\_r

where:

*I*<sub>DDI (D)</sub>, *I*<sub>DDO (D)</sub> are the input and output dynamic supply currents per channel (mA/Mbps).

 $C_L$  is the output load capacitance (pF).

 $V_{DDO}$  is the output supply voltage (V).

*f* is the input logic signal frequency (MHz); it is half of the input data rate expressed in units of Mbps.

 $f_r$  is the input stage refresh rate (Mbps).

*I*<sub>DDI (Q)</sub>, *I*<sub>DDO (Q)</sub> are the specified input and output quiescent supply currents (mA).

To calculate the total  $V_{DD1}$  and  $V_{DD2}$  supply current, the supply currents for each input and output channel corresponding to  $V_{DD1}$  and  $V_{DD2}$  are calculated and totaled. Figure 8 and Figure 9 provide per-channel supply currents as a function of data rate for an unloaded output condition. Figure 10 provides per-channel supply current as a function of data rate for a 15 pF output condition. Figure 11 through Figure 15 provide total  $V_{DD1}$  and  $V_{DD2}$  supply current as a function of data rate for ADuM1400/ADuM1401/ADuM1402 channel configurations.

### **INSULATION LIFETIME**

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM1400/ ADuM1401/ADuM1402.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 14 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum CSA/VDE approved working voltages. In many cases, the approved working voltage is higher than a 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM1400/ADuM1401/ ADuM1402 depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 21, Figure 22, and Figure 23 illustrate these different isolation voltage waveforms, respectively.

Bipolar ac voltage is the most stringent environment. The goal of a 50-year operating lifetime under the ac bipolar condition determines the Analog Devices recommended maximum working voltage.

# ADuM1400/ADuM1401/ADuM1402

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower, which allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 14 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross-insulation voltage waveform that does not conform to Figure 22 or Figure 23 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 14.

Note that the voltage presented in Figure 22 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.





Figure 23. DC Waveform

03-27-2007-B

# **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MS-013-AA CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 24. 16-Lead Standard Small Outline Package [SOIC\_W] Wide Body (RW-16) Dimensions shown in millimeters and (inches)

#### **ORDERING GUIDE**

Model <sup>1, 2, 3, 4</sup>	Number of Inputs, V <sub>DD1</sub> Side	Number of Inputs, V <sub>DD2</sub> Side	Maximum Data Rate (Mbps)	Maximum Propagation Delay, 5 V (ns)	Maximum Pulse Width Distortion (ns)	Temperature Range	Package Description	Package Option
ADuM1400ARW	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400BRW	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400CRW	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400ARWZ	4	0	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400BRWZ	4	0	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400CRWZ	4	0	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1400WSRWZ	4	0	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1400WTRWZ	4	0	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1401ARW	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401BRW	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401CRW	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401ARWZ	3	1	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401BRWZ	3	1	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401CRWZ	3	1	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1401WSRWZ	3	1	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1401WTRWZ	3	1	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1402ARW	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402BRW	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402CRW	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402ARWZ	2	2	1	100	40	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402BRWZ	2	2	10	50	3	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402CRWZ	2	2	90	32	2	-40°C to +105°C	16-Lead SOIC_W	RW-16
ADuM1402WSRWZ	2	2	1	100	40	-40°C to +125°C	16-Lead SOIC_W	RW-16
ADuM1402WTRWZ	2	2	10	34	3	-40°C to +125°C	16-Lead SOIC_W	RW-16
EVAL-ADuMQSEBZ							<b>Evaluation Board</b>	

 $^{1}$  Z = RoHS Compliant Part.

 $^{2}$  W = Qualified for Automotive Applications.

<sup>3</sup> Tape and reel are available. The addition of an -RL suffix designates a 13" (1,000 units) tape and reel option.

<sup>4</sup> No tape and reel option is available for the ADuM1400CRW or ADuM1402BRW models.

### **AUTOMOTIVE PRODUCTS**

The ADuM1400W/ADuM1401W/ADuM1402W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.



www.analog.com

©2003–2016 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D03786-0-12/16(L)

Rev. L | Page 31 of 31

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Analog Devices Inc.:

<u>ADUM1402CRW</u> <u>ADUM1402ARW</u> <u>ADUM1402BRW</u> <u>ADUM1401ARW</u> <u>ADUM1401BRW-RL</u> <u>ADUM1401BRW-RL</u> <u>ADUM1401BRW-RL</u> <u>ADUM1401BRW-RL</u> <u>ADUM1402CRW-RL</u> <u>ADUM1402CRW-RL</u> <u>ADUM1402ARW-RL</u>